



Tentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: V315H4 **SUFFIX: PE2**

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cosignature and comments.	onfirmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Roger Huang	Hsin-Cheng Hung

Date: 9 Sep 2010 Version 2.0





CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 MECHANICAL SPECIFICATIONS	5
2. ABSOLUTE MAXIMUM RATINGS	6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMI MODULE V315H4-LE2)	
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)	
2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)	
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT LCD MODULE	8
4. BLOCK DIAGRAM OF INTERFACE	11
4.1 TFT LCD MODULE	11
5. INPUT TERMINAL PIN ASSIGNMENT	12
5.1 TFT LCD MODULE INPUT	12
5.2 BLOCK DIAGRAM OF INTERFACE	
5.3 LVDS INTERFACE	17
5.4 COLOR DATA INPUT ASSIGNMENT	18
5.5 FLICKER (Vcom) ADJUSTMENT	19
6. INTERFACE TIMING	19
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	20
6.2 POWER ON/OFF SEQUENCE	23
7. OPTICAL CHARACTERISTICS	24
7.1 TEST CONDITIONS	24
7.2 OPTICAL SPECIFICATIONS	25
8. PRECAUTIONS	28
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	28
8.2 SAFETY PRECAUTIONS	29

Version 2.0

2

Date: 9 Sep 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





30
30
31
20

Version 2.0 3 Date: 9 Sep 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





REVISION HISTORY

Version	Date	Page(New)	Section	
Ver 2.0		All	All	The approval specification was first issued
Version Ver. 2.0	Sep 9, 2010	All	Section	Description The approval specification was first issued.

Version 2.0 Date: 9 Sep 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited



PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V315H4-PE2 is a 31.5" TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The backlight unit is not built


1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	31.5
Pixels [lines]	1920 × 1080
Active Area [mm]	697.92 (H) X 392.58 (V) (31.5" diagonal)
Sub-Pixel Pitch [mm]	0.18175 (H) x 0.18175 (V)
Pixel Arrangement	Square
Weight [g]	TYP. 1150g
Physical Size [mm]	716.1(W) ×410 (H) × 1.79(D) Typ.
Display Mode	Transmissive mode / Normallly black
Contrast Ratio	4000:1 Typ.
	(Typical value measure at CMI's module)
Glass thickness (Array / CF) [mm]	0.7 / 0.7
Viewing Angle (CR>20)	+88/-88(H), +88/-88(V) Typ. (CR≥20)
	(Typical value measure at CMI's module)
Color Chromaticity	R = (0.655, 0.325)
	G = (0.293, 0.601)
	B = (0.133, 0.108)
	W= (0.311, 0.347)
	* Please refer to "color chromaticity" on p.23
Cell Transparency [%]	7.5 %
Polarizer Surface Treatment	Anti-Glare coating (Haze 14%), Hard coating (3H)

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight	1100	1150	1200	g	-
I/E connector mounting position	The mounting incli	nation of the conn	ector makes the		(1)
I/F connector mounting position	screen center with	in ± 0.5mm as the	e horizontal.		(1)

Note (1) Connector mounting position





2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMI MODULE V315H4-LE2)

Itom	Svmbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	


Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta \leq 40 °C).

-40

- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.



Temperature (°C)





2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Storage Condition: With shipping package.

Storage temperature range : 25±5 $^{\circ}$ C Storage humidity range : 50±10 $^{\circ}$ RH

Shelf life : one month

2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	VCC	-0.3	13.5	V	(1)	
Logic Input Voltage	VIN	-0.3	3.6	V	(1)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.





3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

	Parameter		Symbol		Value		1.1:4	Nata
	Parameter			Min. Typ.		Max.	Unit	Note
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Current		I _{RUSH}	_	_	3.7	Α	(2)	
White Pattern		_	_	0.56	_	Α		
Power Sup	oply Current	Horizontal Stripe	_	_	0.38	-	А	(3)
	Black Pa		_	_	0.65	0.78	Α	
	Differential Input High Threshold Voltage		V _{LVTH}	+100	_		mV	
	Differential Input Low Threshold Voltage		V _{LVTL}	_		-100	mV	
LVDS interface	Common Input Voltage		V _{CM}	1.0	1.2	1.4	V	(4)
	Differential in	Differential input voltage		200	7	600	mV	
	Terminating Resistor		R _T		100	_	ohm	
CMOS	Input High T	hreshold Voltage	V _{IH}	2.7	_	3.3	V	
interface	Input Low Threshold Voltage		VIL	0	_	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






PRODUCT SPECIFICATION



Vcc rising time is 470us




Note (3) The Specified Power consumption is under a,b,c pattern.


Note (4) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.








c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows:



Date: 9 Sep 2010 Version 2.0 10






PRODUCT SPECIFICATION

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE INPUT

Pin	Name	Description	Note
1	GND	Ground	
2	SCL	Series clock input	
3	SDA	Series data input	
4	TST_AGE	Aging Mode	(4)
5	N.C.	No Connection	(2)
6	N.C.	No Connection	(2)
7	SELLVDS	LVDS data format Selection	(3)(5)
8	TST_FLK	Flicker Mode	(4)
9	N.C.	No Connection	(2)
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(7)
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	(7)
20	ECLK+	Even pixel Positive LVDS differential clock input.	(1)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(1)
24	N.C.	No Connection	(2)
25	N.C.	No Connection	(2)
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(7)
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	(7)
36	OCLK+	Odd pixel Positive LVDS differential clock input	(7)
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(7)
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	_/
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
00	V 00	provide input (12 v)	


Date: 9 Sep 2010 Version 2.0






PRODUCT SPECIFICATION

Note (1) LVDS connector pin orderdefined as follows



- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) Ground or OPEN: Disable, High: Enable.
- Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




System side: R1 < 1K

Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (8) The screw hole which is distant from the connector is merged with Ground












5.2 BLOCK DIAGRAM OF INTERFACE







ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.


Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




PRODUCT SPECIFICATION

5.3 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format: (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

data iripat.												D	ata	Siar	nal										
Color		Red				Data Signal Green				Blue															
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	B4	B3	B2	В1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale Of	:	:	:	:	:	:	:	:	:	:	:	:	:		:-	:	•	:	:	:	:	:	:	:	:
	<u> </u>	:	:	:	:	:	:	:	:	:	:	:	÷	-:		\cdot	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1 100	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	1	:	:	:					:	:	:	:	:	:	:	:	:	:	:		:	:
Of	: (050)	:	:	:	:	:	:		:		:	: 1	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray Scale	Blue (2)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:					:			:	•			:	:		•		:	:		:			
Of	Blue (253)	0	ö	0	0	0	0		0	0	:	: 0	:	0	: 0	0	0	1	1	1	1		:		1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Diue (200)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U		ı		ı	<u> </u>		\perp	

Note (1) 0: Low Level Voltage, 1: High Level Voltage





5.5 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:

Flicker pattern was established inside. Pull high LVDS connector Pin 8 can show flicker pattern.

(2) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.

- a. USB Sensor Board.
- b. Programmable software.

Version 2.0 19 Date: 9 Sep 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
LVDS Receiver Clock	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)	
	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%		F _{clkin} +2%	MHz	(4)	
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)	
LVDS Receiver	Setup Time	Tlvsu	600	_	_	ps	(5)	
Data	Hold Time	Tlvhd	600		-	ps		
	Frame Rate	F _{r5}	47	50	53	Hz	(6)	
Vertical	Tramo rato	F _{r6}	57	60	63	Hz		
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Active Display Term	Display	Thd	960	960	960	Тс	_	
	Blank	Thb	90	140	190	Тс	_	


Note (1) Please make sure the range of pixel clock has follow the below equation:


Fclkin(max) \geq Fr6 \times Tv \times Th $F_{r5} \times Tv \times Th \ge F_{clkin(min)}$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:










Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.






PRODUCT SPECIFICATION



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6): (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information


Date: 9 Sep 2010 Version 2.0



6.2 POWER ON/OFF SEQUENCE

(Ta = 25 ± 2 °C)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.




7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V_{CC}	12V	V			
nput Signal According to typical value in "3. ELECTRICAL CHARACTERIST						
LED Current	I	120±7.2	mA			

7.1 TEST CONDITIONS The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



Date: 9 Sep 2010





PRODUCT SPECIFICATION

7.2 OPTICAL SPECIFICATIONS

Global LCD Panel Exchange Center

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Red	Rcx			0.655		-	
Color Chromaticity	Red	Rcy	θ _x =0°, θ _Y =0° Viewing Angle at Normal Direction Standard light source "C"	-0.03	0.325		_	
	Green	Gcx			0.294	+0.03	_	
	Green	Gcy			0.601			(0) (1)
	y Blue	Всх			0.133		-	(0),(1)
	Blue	Всу			0.108		-	
	White	Wcx			0.311		/ -	
	vviille	Wcy			0.347		_	
Center Transmittance		Т%	θ _x =0°, θ _Y =0°	-	7.5	-	%	(1),(7)
Contrast Ratio		CR	with CMI module	3000	4000	-	-	(1),(3)
Response Time		Gray to gray	θ_x =0°, θ_Y =0° with CMI Module@60Hz	1	8.5	17		(1),(4)
White Variation		δW	θ_x =0°, θ_Y =0° with CMI module	1	-	1.3	-	(1),(6)
Viewing	Harizantal	θ_x +			88			
	Horizontal	θ_{x} -	CR≥20		88		Dog	(1) (2)
Angle	Vertical	θ _Y +	with CMI module		88		Deg.	(1),(2)
	vertical	θν-			88			

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- 1. Measure Module's W,R,G,B spectrum and BLU's spectrum. Which BLU (for V315H4-LE2) is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.


Note (2) Definition of Viewing Angle (θx , θy):

Version 2.0

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



PRODUCT SPECIFICATION



Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (4) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255. Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.





PRODUCT SPECIFICATION

Note (5) Definition of White Variation (δW):


Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (7) Definition of Transmittance (T%):

Measure the luminance of gray level 255 at center point of LCD module.

$$\label{eq:Transmittance} \textit{Transmittance (T\%)} = \frac{\textit{Luminance of LCD module}}{\textit{Luminance of backligh unit}} \times 100\% \ \textit{PRECAUTIONS}$$





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- The distance between COF edge and rib of BLU must bigger than 5mm. This can prevent the damage of [5] COF when assemble the module.
- Do not design sharp-pointed structure / parting line / tooling gate on the COF position of plastic parts, because the burr will scrape the COF.
- If COF would bended to assemble in the module. Do not put the IC location on the bending corner of COF.
- [8] The gap between COF IC and any structure of BLU must bigger than 2mm. This can prevent the damage of
- Bezel opening must have no burr. Burr will scrape the panel surface. [9]
- [10] Bezel of module and bezel of set can not press or touch the panel surface. It will make light leakage or scrape.
- [11] When module used FFC / FPC, but no FFC / FPC to be attached in the open cell. Customer can refer the FFC / FPC drawing and buy it by self.
- [12] The gap between Panel and any structure of Bezel must bigger than 2mm. This can prevent the damage of Panel.
- [13] Do not plug in or pull out the I/F connector while the module is in operation.
- [14] Do not disassemble the module.
- [15] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [16] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [17] When storing modules as spares for a long time, the following precaution is necessary.
 - [17.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
 - [17.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [18] When ambient temperature is lower than 10°C, the display quality might be reduced.





8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.






PRODUCT SPECIFICATION

9. DEFINITION OF LABELS


9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V315H4-PE2

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2...etc. Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



PRODUCT SPECIFICATION

10. PACKAGING

10.1 PACKING SPECIFICATIONS

(1) 18 LCD TV Panels / 1 Box

(2) Box dimensions: 970 (L) X 640 (W) X 319 (H)

(3) Weight: approximately 36Kg (18 panels per box)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method






Global LCD Panel Exchange Center





Sea / Land Transportation (40ft Container)



Air Transportation





Figure.10-2 packing method



11. MECHANICAL CHARACTERISTIC



Date: 9 Sep 2010 Version 2.0

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited